


# Performance of two ASICs for astronomical CCD controller: SPA and CDA

Yuheng Zhang, Mingzhi Wei, Qian Song, Quan Sun

National Astronomical Observatories, Chinese Academy of Sciences  
(NAOC)




CCD controller system diagram

# The Bias and Clock Drive ASIC for Astronomical CCD Controller (CDA)



The package of CDA2 (QFP144)



- **32** 8-bit DACs (for clocks)  
Switching Frequency  $\leq 20\text{MHz}$
- **16** 12-bit DACs (for bias voltages)
- $\pm 5\text{V}$  double power supply
- Linearity ( $-1 \text{ LSB} < \text{DNL} < 1 \text{ LSB}$ )
- SPI Control Logic
- High voltage CMOS process

**The main circuit block diagram of CDA**